... : Title: Infra Silicon Physical Design Engineer Location: Bay Area, CA/Austin ... - Hands-on experience with block level physical design (Floor planning to ... GDSII) - Experience with SoC level integration (multiple blocks, SoC floorplan ...
7 days ago