Where
Where

Jobs and careers for gls design verification engineer in Sunnyvale (1 jobs)

Company
Schedule
Employment
Source
Location
Sort by:
Description: Title: Infra Silicon Physical Design Engineer Location: Bay Area, CA/Austin, ... experience performing timing and physical verification closure on 5nm FinFET TSMC ... experience with block level physical design (Floor planning to GDSII) - Experience ...
7 days ago