Description: Title: Infra Silicon Physical Design Engineer Location: Bay Area, CA/Austin, ... experience performing timing and physical verification closure on 5nm FinFET TSMC ... experience with block level physical design (Floor planning to GDSII) - Experience ...
7 days ago