... in Verilog, SystemVerilog, C/C++ based verification and UVM methodology.3+ years' experience ... following areas along with functional verification - SV Assertions, Formal, Emulation ... tools and flows for verification environments.Experience in architecting ...
3 days ago