Description: Requirements: Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.Hands-on experience in Verilog, SystemVerilog, C/C++ based verification and UVM methodology.Experience in ...
22 hours ago