... : Title: Infra Silicon Physical Design Engineer Location: Bay Area, CA/Austin ... -on tape-out experience performing timing and physical verification closure on ... blocks, SoC floorplan, clocking, and timing analysis) preferred - Expertise in
6 days ago