Description: Title: Sr. Design Verification Engineer Location: Onsite - Sunnyvale, CA (or) ...
a day ago
Description: Role: Design verification EngineerLocation: Sunnyvale or Austin, USADesign Verification Engineering ServicesTestbench development System Verilog Universal Methodology ( UVM ), Python, and C testsIntegration/development of C tests/Application ...
23 days ago