Where

Design Verification Engineer

Sivaltech
Santa Clara Full-day Full-time

Description:

Job Title: Design Verification Engineer Duration: Full time or Contract Location: Bay Area, CA About Us: We are representing Sivaltech, A design services company headquartered in Milpitas, CA. We provide complete end-to-end solutions for ASIC/FPGA Design both in Digital/Analog which includes RTL Design & Implementation, Functional Verification, Physical Design, AMS Verification, Layout Design, and circuit design and SDLC. Sivaltech is proud to be an Equal Opportunity and Affirmative Action empl
Feb 19, 2025;   from: dice.com

Similar jobs

  • Yoh - A Day & Zimmerman Company
  • Santa Clara
Description: Design Verification Engineer - CPU Subsystem Looking for a Design Verification Engineer to play a ... UVM, with a focus on developing verification environments, executing test plans, & ... , UVC development, & verification of complex protocols like ...
9 hours ago
  • Yoh - A Day & Zimmerman Company
  • Santa Clara
Description: Design Verification Engineer - CPU Subsystem Looking for a Design Verification Engineer to play a ... UVM, with a focus on developing verification environments, executing test plans, & ... , UVC development, & verification of complex protocols like ...
22 days ago
  • Yoh - A Day & Zimmerman Company
  • Santa Clara
Description: Design Verification CPU Core & Block Looking for a ... feature/test plan verification engineer responsible for ISA & microarchitectural verification. This will be ... Santa Clara, CA. Scope: Functional verification with emphasis on core level ...
22 days ago
Description: Sr Verification Engineer VCS Distributed Simulation & Multi-Chip Verification Looking for a Senior Verification Engineer with ... for complex, multi-die SoC designs, optimizing performance and ensuring high ...
18 days ago