Where

Senior ASIC/RTL Design Engineer

Cynet Systems
San Jose Full-day Temporary

Description:

Job Description: Pay Range: $74.78hr - $78.78hr Responsibilities: Write micro-architecture documentation and own major portions of the design and implementation of blocks to meet functional, timing, area, and power requirements. CollaboXX with architecture and hardware teams to understand the requirements. Work with verification and physical design teams to achieve high quality design and successful tape out. XXgn and implement logic functions that enable efficient test and debug. Participate in
May 29, 2025;   from: dice.com

Similar jobs

  • VIVA USA INC
  • San Jose
Title: DFX RTL Design Engineer - Hybrid Mandatory skills: RTL, RTL design, RTL checks, RTL coding, RTL implementation, Gbit SERDES, UCIe, PCIe I/F, DFX RTL coding, DFX RTL integration, Verilog, system verilog, lint, elab, CDC, RDC, SOC, JTAG, IJTAG,...
14 hours ago
  • PeopleNTech
  • San Jose

Description:

Position: Senior ASIC Design Engineer Location: San Jose, CA (Complete onsite) Experience: 8+ years (Relevant) What candidate will Be Doing: Map multi-million gate SoC designs onto prototyping platforms, creating design partitions, ...
21 days ago
  • Marici Solutions
  • San Jose

Description:

Position: Senior ASIC Design Engineer Emulation(HAPS Engineer) Location: San Jose, CA (Complete onsite) Experience: 8+ years (Relevant) What candidate will Be Doing: Map multi-million gate SoC designs onto prototyping platforms, ...
24 days ago
  • PeopleNTech
  • San Jose

Description:

What candidate will Be Doing: Map multi-million gate SoC designs onto prototyping platforms, creating design partitions, FPGA builds, and testbenches to simulate FPGA components.Establish prototyping systems in the lab and contribute ...
20 days ago