Where

DFX RTL Design Engineer - Hybrid

VIVA USA INC
San Jose Full-day Temporary

Description:

Title: DFX RTL Design Engineer - Hybrid Mandatory skills: RTL, RTL design, RTL checks, RTL coding, RTL implementation, Gbit SERDES, UCIe, PCIe I/F, DFX RTL coding, DFX RTL integration, Verilog, system verilog, lint, elab, CDC, RDC, SOC, JTAG, IJTAG, ICL, PDL, ATP, DFT, TAP controller, GPIO, ESD structures, IP, Synopsys VCS, Verdi, SOC, SDC development, UPF development, Spyglass, Spyglass bringup, Spyglass analysis, scan chain, scan insertion, scan readiness, test coverage gaps, silicon bring up
Jun 3, 2025;   from: dice.com

Similar jobs

  • Cynet Systems
  • San Jose
Description: Job Description: Pay Range: $74.78hr - $78.78hr Responsibilities: Write micro-architecture documentation and own major portions of the design and implementation of blocks to meet functional, timing, area, and power requirements. CollaboXX ...
7 days ago
  • PeopleNTech
  • San Jose
Description: Position: Senior ASIC Design Engineer Location: San Jose, CA (Complete onsite) Experience: 8+ years (Relevant) What candidate will Be Doing: Map multi-million gate SoC designs onto prototyping platforms, creating design partitions, FPGA ...
23 days ago
  • PeopleNTech
  • San Jose
Description: What candidate will Be Doing: Map multi-million gate SoC designs onto prototyping platforms, creating design partitions, FPGA builds, and testbenches to simulate FPGA components.Establish prototyping systems in the lab and contribute to ...
22 days ago
  • Marici Solutions
  • San Jose
Description: Position: Physical Design Engineer Location: San Jose CA (Day-1 Onsite) Long Term Contract Must have/Primary skills: Fullchip timing, SDC changes back to block level, Block/Full chip SDC development, Static Timing Analysis, Primetime/Tempus ...
14 days ago