What
Where
0
Home Browse jobs About us Contacts
  1. Home
  2. San Jose
  3. ASIC Design Engineer STA & SDC Specialist

ASIC Design Engineer STA & SDC Specialist

Della Infotech
San Jose Full-day Full-time

Description:

Minimum Qualifications Bachelor's Degree in Electrical or Computer Engineering with 7+ years of ASIC or related experience or Master's Degree in Electrical or Computer Engineering with 5+ years of ASIC or related experience Experience with block/full chip SDC development in functional and test modes. Experience in Static Timing Analysis and prior working experience with STA tools like PrimeTime/Tempus Understanding of related digital design concepts (eg. clocking and async boundaries) Experience
Jun 25, 2025;   from: dice.com
Apply on site

Similar jobs

Senior ASIC Design Engineer- Emulation (HAPS Engineer)

  • Cloudious
  • San Jose
Description: Position: Senior ASIC Design Engineer- Emulation (HAPS Engineer) Location: San Jose, CA (Complete onsite) Experience: 8+ years (Relevant) What candidate will Be Doing: Map multi-million gate SoC designs onto prototyping platforms, creating ...
14 days ago

ASIC Verification Engineer - Hybrid

  • VIVA USA INC
  • San Jose
Description: Title: ASIC Verification Engineer - Hybrid Mandatory skills: UVM, UVM design verification, UVM verification, UVM environment, AISC, SOC, AISC verification, SOC verification, DV tools, DV methodologies, CPU, I/O, Cadence, Synopsys Verification ...
22 days ago

DFX RTL Design Engineer - Hybrid

  • VIVA USA INC
  • San Jose
Description: Title: DFX RTL Design Engineer - Hybrid Mandatory skills: RTL, RTL design, RTL checks, RTL coding, RTL implementation, Gbit SERDES, UCIe, PCIe I/F, DFX RTL coding, DFX RTL integration, Verilog, system verilog, lint, elab, CDC, RDC, SOC, JTAG, ...
22 days ago

Physical Design Engineer ( Full-chip Hierarchical Physical Design of Mixed-signal chips)

  • Wise Equation Solutions Inc.
  • San Jose
Description: Physical Design Engineer Long term Contract First preference : San Jose, CA ( Onsite) Mandatory Skills/Experience Experience in leading and executing Full-chip Hierarchical Physical Design of Mixed-signal chips. Experience in understanding ...
27 days ago