Where

FPGA Validation Engineer (Vivado)

Mirafra Inc
San Jose Full-day Full-time

Description:

Develop and execute post silicon Validation and Characterization for clocking circuits on in some of the industry s largest and most complex SOCs (using Xilinx s FPGA design tools such as Vivado/ISE).Hands-on experience with lab equipment such as oscilloscopes, logic analyzers,Thermosteamer, Clock generators and other equipment.Expert knowledge and hands-on experience of the entire backend and adjacent flows, including synthesis, Floor-planning P&R, clocking, timing closure, power, and IO plann
Jul 5, 2025;   from: dice.com

Similar jobs

  • Sivaltech
  • San Jose
Description: Job Summary: We're looking for silicon validation engineers to drive pre-silicon and post-silicon validation of SerDes and High-Speed interfaces for automotive products. You'll develop test plans, test cases, and automation scripts using ...
11 hours ago
Description: Job Description Engineer will work Sunday to Thursday and or other engineer Tuesday to Saturday (one weekend day they have to work) Swing Shift - 3 to 11:30 PM Only (please check with candies before sharing resumes) Mandatory skills: Strong ...
6 days ago
Description: Job Title: FPGA Prototyping and Emulation Engineer Location: San Jose, CA (5 days onsite) Experience: 8+ years (Relevant) For HAPS or EMULATION - engineer should aware Model build and DESIGN along with integration and development. Map multi- ...
25 days ago
  • Techgene Solutions LLC
  • San Jose
Description: Location: San Jose, CA (5 days onsite) Experience: 8+ years (Relevant) Visa : H1, EAD. Relocation is fine Must Have Keywords: HAPS FPGA Prototyping Emulation Design What candidate will Be Doing: Map multi-million gate SoC designs onto ...
19 days ago