Where

System IP Design Verification Engineer (GLS verification)

Wise Equation Solutions Inc.
San Jose Full-day Full-time

Description:

Role: System IP Design Verification Engineer Location: Austin, TX, San Jose, CA (Onsite) Full time hire or W2 Contract Note from manager: 5 yrs experience with GLS verification. Minimum requirements: PhD/MS/BS in Electrical or Computer Engineering 12+ years industry experience in a design verification role Expert hands-on coding skills in Testbench, Stimulus, checkers development, coverage closure. Experience with System Verilog, UVM or equivalent Knowledge of ARM protocols or equivalent protoc
Jul 7, 2025;   from: dice.com

Similar jobs

  • OSI Engineering, Inc.
  • San Jose
Description: Principal Design Verification Engineer A leading chip and silicon IP provider focused on accelerating and securing data is looking to hire an outstanding Principal Design Verification Engineer to join its Memory Interface Chip (MIC) team in ...
21 days ago
  • Wise Equation Solutions Inc.
  • San Jose
Description: Role: GPU Verification Engineer Location: Austin TX/ San Jose, CA (Onsite) Full Time Hire or Contract W2 Job Description: Senior ASIC Verification Engineer to work on GPU Top Verification ASIC verification experience including development of ...
29 days ago
Description: Position: EDVT (Electrical Design Verification Test) Engineer Location: San Jose, CA - Onsite Role & Responsibilities:Participates on a project team of engineers involved in the specification, design, development, and test of hardware. ...
13 days ago
  • Cohesive Technologies LLC
  • San Jose
Description: Cohesive Technologies is a global IT Services & Solutions company providing IT Staffing Services and Application Development Services necessary for technology leaders to deliver business value. We help our people and clients succeed by ...
11 days ago