Where

EDVT (Electrical Design Verification Test) Engineer

Recruitment.ai
San Jose Full-day Temporary

Description:

Position: EDVT (Electrical Design Verification Test) Engineer Location: San Jose, CA - Onsite Role & Responsibilities:Participates on a project team of engineers involved in the specification, design, development, and test of hardware. Defines the unit and system level test processes and procedures.Performs complex system level unit and integration test. Debug/Mitigate complex system level problems.This engineer will work closely with hardware design engineers, software/diagnostic engineers, an
Jul 16, 2025;   from: dice.com

Similar jobs

Description: Digital SoC Design Verification Principal Engineer/Manager 140-225K (+ Pre-IPO Stock Options) San Jose, CA (hybrid 1 day/week remote, 4 days/week onsite) We are looking for an experienced Digital SoC Design Verification Principal Engineer/ ...
26 days ago
  • Wise Equation Solutions Inc.
  • San Jose
Description: Role: System IP Design Verification Engineer Location: Austin, TX, San Jose, CA (Onsite) Full time hire or W2 Contract Note from manager: 5 yrs experience with GLS verification. Minimum requirements: PhD/MS/BS in Electrical or Computer ...
9 days ago
  • OSI Engineering, Inc.
  • San Jose
Description: Principal Design Verification Engineer A leading chip and silicon IP provider focused on accelerating and securing data is looking to hire an outstanding Principal Design Verification Engineer to join its Memory Interface Chip (MIC) team in ...
8 days ago
  • Millennium Software, Inc.
  • San Jose
Description: Millennium Software & Staffing is looking for Design Verification Engineer SOC at San Jose, CA Below are the details: Title : Design Verification Engineer SOC Location : San Jose, CA TOP SKILLS: SOCUVM, System VerilogIntegrate GPU, CPU, Arm ...
26 days ago