What
Where
0
Home Browse jobs About us Contacts
  1. Home
  2. San Jose
  3. Digital SoC Design Verification Principal Engineer/Manager

Digital SoC Design Verification Principal Engineer/Manager

Island Staffing
San Jose Full-day Full-time

Description:

Digital SoC Design Verification Principal Engineer/Manager 140-225K (+ Pre-IPO Stock Options) San Jose, CA (hybrid 1 day/week remote, 4 days/week onsite) We are looking for an experienced Digital SoC Design Verification Principal Engineer/Manager to lead a team of engineers in developing innovative Open RAN SoC functional blocks for 5G cellular base stations. In this role, you will be responsible for driving the development of high-quality digital solutions and contributing to product definition
Jun 20, 2025;   from: dice.com
Apply on site

Similar jobs

  • Millennium Software, Inc.
  • San Jose
Millennium Software & Staffing is looking for Design Verification Engineer SOC at San Jose, CA Below are the details: Title : Design Verification Engineer SOC Location : San Jose, CA TOP SKILLS: SOCUVM, System VerilogIntegrate GPU, CPU, Arm Based...
23 hours ago

Principal Engineer- Nutanix Cloud Manager (NCM)

  • Nutanix
  • San Jose

Description:

Principal Engineer - Nutanix Cloud Manager (NCM) Hungry, Humble, Honest, with Heart. The Opportunity About Nutanix Cloud Manager (NCM) Nutanix Cloud Manager (NCM) is at the center of Nutanix's hybrid multicloud vision, empowering ...
15 days ago

Design Verification

  • Xpeerant Incorporated
  • San Jose

Description:

Xpeerant prides itself in assisting our customers to achieve Market Window success by identifying and placing critical resource requirements. Securing the right talent is the most critical component of any project and directly relates ...
7 days ago

Block/full chip SDC Design Verification Engineer(Static Timing Analysis, Analyzer tools, Spyglass CDC)

  • Wise Equation Solutions Inc.
  • San Jose

Description:

Position: SDC Engineer Location: San Jose CA(5 Days a week ONSITE) Long Term Contract Must have/Primary skills: Fullchip timing, SDC changes back to block level, Block/Full chip SDC development, Static Timing Analysis, Primetime/Tempus ...
29 days ago