Where

Design Verification Engineer - SOC

Millennium Software, Inc.
San Jose Full-day Temporary

Description:

Millennium Software & Staffing is looking for Design Verification Engineer SOC at San Jose, CA Below are the details: Title : Design Verification Engineer SOC Location : San Jose, CA TOP SKILLS: SOCUVM, System VerilogIntegrate GPU, CPU, Arm Based SystemPCIe, DDR, Ethernet, Bus ProtocolsPython Scripting Candidate should have average or above average Python SkillsExperience: 8+ years of experience in SOC, SystemVerilog/UVM methodologyExperience in EDA tools and scripting (Python, TCL, Perl, Shell
Jun 20, 2025;   from: dice.com

Similar jobs

Description: Position: SDC Engineer Location: San Jose CA(5 Days a week ONSITE) Long Term Contract Must have/Primary skills: Fullchip timing, SDC changes back to block level, Block/Full chip SDC development, Static Timing Analysis, Primetime/Tempus What ...
30 days ago
Description: Digital SoC Design Verification Principal Engineer/Manager 140-225K (+ Pre-IPO Stock Options) San Jose, CA (hybrid 1 day/week remote, 4 days/week onsite) We are looking for an experienced Digital SoC Design Verification Principal Engineer/ ...
23 hours ago
  • VIVA USA INC
  • San Jose
Description: Title: ASIC Verification Engineer - Hybrid Mandatory skills: UVM, UVM design verification, UVM verification, UVM environment, AISC, SOC, AISC verification, SOC verification, DV tools, DV methodologies, CPU, I/O, Cadence, Synopsys Verification ...
17 days ago
  • Sivaltech
  • San Jose
... Title: Power Estimation Low Power Verification Engineer Location: San Jose, CA Job ... + Yrs Power Estimation Low Power Verification Engineer to work with our team ... and UPF- Supporting UPF for design, DV, and implementation teams- Verifying ...
8 days ago