Where

Performance Modeling/Verification Engineer - Intermediate

Cynet Systems
Santa Clara Full-day Temporary

Description:

Job Description: Pay Range: $51.72hr - $58.62hr Develop, enhance, and maintain SystemC/TLM2 models for memory controllers, peripherals, and interconnects, ensuring they accuXXly simulate the behavior and performance characteristics of the hardware. CollaboXX with cross teams to integXX models into client tools used for system-level designs, ensuring proper functionality and performance. Identify bottlenecks and performance issues within models and work to optimize their performance to meet desig
Jul 11, 2025;   from: dice.com

Similar jobs

  • VIVA USA INC
  • Santa Clara
Title: Performance Modeling and Verification Engineer - Onsite Mandatory skills: SystemC, TLM2, ASIC, ASIC development, software, firmware, hardware, C, C++, Linux, Linux Environment, debug, debug tools, Gdb, Valgrind, Perl, Makefiles, DPI, PLI, PCIe...
15 hours ago
  • Yoh - A Day & Zimmerman Company
  • Santa Clara

Description:

AI HW Design Verification Engineer Looking for a Senior Design Verification Engineer. This person will play a key role in quality and reliability of digital designs through comprehensive verification methodologies. This person should ...
21 days ago
  • Yoh - A Day & Zimmerman Company
  • Santa Clara

Description:

DFT/DFD Verification Engineer Advanced SoC Projects We are looking for a seasoned Design-for-Test / Design-for-Debug Verification Engineer focused on validating sophisticated test and debug logic within next-generation SoCs. This ...
17 days ago

Description:

We are seeking a skilled engineer to join our team in the development of a cycle-accurate CPU performance and power model. This role involves configuring simulation environments, generating workload checkpoints, automating simulation ...
25 days ago