Where

Formal Verification Engineer

Calsoft Pvt Ltd
San Jose Full-day Temporary

Description:

About the RoleWe are seeking an experienced Formal Verification Engineer with strong expertise in FPV, DPV, AEP & SEQ setups and SystemVerilog Assertions to join our dynamic verification team. This role offers the opportunity to work on complex verification environments and contribute directly to ensuring design correctness and product quality. Location: San Jose or Austin TX Key Responsibilities Develop and maintain formal verification setups using SystemVerilog modules and assertions. Execute
Oct 1, 2025;   from: dice.com

Similar jobs

  • Nextgen Technologies Inc.
  • San Jose
Description: Nextgen Technologies Inc., has openings for Design Verification Engineer in San Jose, CA: Job Title: Design Verification Engineer Job Duration: 40 Hours / Week, Permanent position, Full time Job Duties: Collaborate with design and development ...
25 days ago
Description: We are looking for Mixed Signal Model Verification Engineer for our client in San Jose, CA Job Title: Mixed Signal Model Verification Engineer Job Location: San Jose, CA Job Type: Contract Job Description: Pay Range: $115hr - $120hr Must Have ...
12 days ago
Description: Title: Mixed Signal Verification Engineer - Hybrid Mandatory skills: mixed signal circuits, SystemVerilog, modeling,HDL, SPICE co-simulations, circuit schematic, analog integrated circuit design,RTL design languages, checking tools, ESP,CAD ...
13 days ago
  • Cohesive Technologies LLC
  • San Jose
Description: Cohesive Technologies is a global IT Services & Solutions company providing IT Staffing Services and Application Development Services necessary for technology leaders to deliver business value. We help our people and clients succeed by ...
a day ago