Where

Formal Verification Engineer

Calsoft Pvt Ltd
San Jose Full-day Temporary

Description:

About the RoleWe are seeking an experienced Formal Verification Engineer with strong expertise in FPV, DPV, AEP & SEQ setups and SystemVerilog Assertions to join our dynamic verification team. This role offers the opportunity to work on complex verification environments and contribute directly to ensuring design correctness and product quality. Location: San Jose or Austin TX Key Responsibilities Develop and maintain formal verification setups using SystemVerilog modules and assertions. Execute
Oct 1, 2025;   from: dice.com

Similar jobs

  • Wise Equation Solutions Inc.
  • San Jose
Description: Solid understanding of digital design concepts, RTL design (Verilog/VHDL), and computer architecture. Hands-on experience with formal verification tools (e.g., JasperGold, Questa Formal, OneSpin, Synopsys VC Formal). Proficiency in writing ...
8 days ago
  • VIVA USA INC
  • San Jose
Description: Title: Verification Engineer - Hybrid Description: JOB DUTIES: Participate in the functional verification of a block(s) of complex ASICs and/or IP cores for an I/O SOC. Be part of a team of design verification team, working closely with other ...
16 days ago
  • Nextgen Technologies Inc.
  • San Jose
Description: Nextgen Technologies Inc., has openings for Design Verification Engineer in San Jose, CA: Job Title: Design Verification Engineer Job Duration: 40 Hours / Week, Permanent position, Full time Job Duties: Collaborate with design and development ...
13 hours ago
  • Cynet Systems
  • San Jose
Description: We are looking for a Verification Engineer - Specialized for our client in San Jose, CA Job Title: Verification Engineer - Specialized Job Location: San Jose, CA Job Type: Contract Job Description: Pay Range: $86.20hr - $103hrResponsibilities ...
16 days ago