Where

Design Verification Engineer

Nextgen Technologies Inc.
San Jose Full-day Full-time

Description:

Nextgen Technologies Inc., has openings for Design Verification Engineer in San Jose, CA: Job Title: Design Verification Engineer Job Duration: 40 Hours / Week, Permanent position, Full time Job Duties: Collaborate with design and development teams to understand product requirements and specifications. Create a comprehensive verification plan detailing the strategies, methodologies, and tools for verifying the design. Develop standards and guidelines to ensure design quality and performance. Dri
Oct 3, 2025;   from: dice.com

Similar jobs

  • Calsoft Pvt Ltd
  • San Jose
... are seeking an experienced Formal Verification Engineer with strong expertise in ... on complex verification environments and contribute directly to ensuring design correctness ... Develop and maintain formal verification setups using SystemVerilog modules ...
27 days ago
Description: Title: Mixed Signal Verification Engineer - Hybrid Mandatory skills: mixed signal ... , circuit schematic, analog integrated circuit design,RTL design languages, checking tools, ESP ...
13 days ago
Description: We are looking for Mixed Signal Model Verification Engineer for our client in San Jose, CA Job Title: Mixed Signal Model Verification Engineer Job Location: San Jose, CA Job Type: Contract Job Description: Pay Range: $115hr - $120hr Must Have ...
12 days ago
  • Cohesive Technologies LLC
  • San Jose
Description: Cohesive Technologies is a global IT Services & Solutions company providing IT Staffing Services and Application Development Services necessary for technology leaders to deliver business value. We help our people and clients succeed by ...
a day ago