Where

FPGA Validation Lead Engineer

Data Capital Inc
Santa Clara Full-day Full-time

Description:

We are looking for an experienced FPGA Verification Engineer to verify complex FPGA designs. You will develop and execute verification plans, debug issues, and ensure high-quality, reliable products. Responsibilities: .Develop and maintain test benches using UVM/SystemVerilog. .Write and debug test cases for functional and performance validation. .Identify and resolve design issues in collaboration with engineering teams. .Participate in design reviews and contribute to verification strategy. .S
Oct 21, 2025;   from: dice.com

Similar jobs

  • Everest Global Solutions
  • Santa Clara
Description: Job Title: FPGA Design Verification Engineer/Technical Lead II - VLSI Location: Santa Clara, CA Experience : 10+ Experience Required Skills Strong understanding of FPGA, ASIC, RTL design principles, and architectures. Proficiency in ...
7 days ago
Description: This company is one of the fastest growing interconnectivity organizations in the world. Their products and services provide modern data center with the right tools for space saving and efficient energy and data connectivity services! This ...
8 days ago
  • American IT Systems
  • Santa Clara
Description: Job Title FPGA RTL design and Board validation Location: Santa Clara, CA (Onsite) Duration : Contract/Fulltime Job Description: We are seeking a highly skilled Senior FPGA Design Engineer with 7 to 15 years of experience in RTL design, IP ...
20 days ago
Description: Job Title FPGA RTL design and Board validation Location: Santa Clara, CA (Onsite) Fulltime role Job Description: We are seeking a highly skilled Senior FPGA Design Engineer with 7 to 15 years of experience in RTL design, IP design and ...
7 days ago