What
Where
0
Home Browse jobs About us Contacts
  1. Home
  2. Sunnyvale
  3. FPGA Design EngineerIV (Fully Onsite)

FPGA Design EngineerIV (Fully Onsite)

SPECTRAFORCE TECHNOLOGIES Inc.
Sunnyvale Full-day Temporary

Description:

FPGA Design Engineer IV 12 Months Sunnyvale, CA (Onsite) Interview Process: 2 interviews (45 Minutes) Top 3 must-have HARD skills: FPGA Design Engineer BS Electrical Engineering (EE), Computer Engineering (CE) or Computer Science (CS) or equivalent experience8+ years of end-to-end FPGA design experience (RTL, Simulation, Implementation, Hands on bring-up and debug)Experience with commercial HDL simulators (Modelsim/Questa)Experience with Verilog and SystemVerilogExperience with digital circuit d
Oct 29, 2025;   from: dice.com
Apply on site

Similar jobs

FPGA Design - High speed

  • Yoh - A Day & Zimmerman Company
  • Sunnyvale
Description: FPGA design High speedMust have strong skills and experience in System Verilog RTL design, testbenches and simulation.Must have strong skills and experience in Xilinx design tools (e.g. Vivado), Xilinx FPGAs (e.g. Ultrascale, Ultrascale+) and ...
8 days ago

Design Engineer

  • Aditi Consulting
  • Sunnyvale
Description: Payrate: $102.70 - $109.20/hr. Summary: We are seeking a FPGA Design Engineer who has a passion for working across disciplines (EE, FW/SW) to turn early cutting edge concepts and technologies into reality. As an FPGA Design Engineer, you will ...
6 hours ago

FPGA ENGINEER

  • Protingent, Inc.
  • Sunnyvale
Description: Position Title: FPGA Engineer Position Description: Protingent Staffing has an exciting contract opportunity located in Sunnyvale, CA Job Responsibilities: Have ownership of one or more FPGA bitstreams. Create and release FPGAs through the ...
26 days ago

Design Verification Engineer, FPGA

  • Protingent, Inc.
  • Sunnyvale
Description: Job Responsibilities: Assist with the planning, architecture, development, and use of configurable, self-checking testbenches implemented in System Verilog/UVMDevelop constrained-random, metric-driven test plans and strategies to verify FPGAs ...
23 days ago