Where

Testbench/Verification Engineer

Cynet Systems
Santa Clara Full-day Temporary

Description:

We are looking for Testbench/Verification Engineer for our client in Santa Clara, CA Job Title: Testbench/Verification Engineer Job Location: Santa Clara, CA Job Type: Contract Job Description: Pay Range: $70hr - $86hrThe Verification Engineer will be responsible for developing, enhancing, and maintaining UVM-based testbenches to verify or accelerate the simulation of complex designs at component or subsystem levels. This role requires strong collaboration with design, architecture, and perform
Nov 3, 2025;   from: dice.com

Similar jobs

  • ALIS Software
  • Santa Clara
Job Title : FPGA Verification Engineer Mandatory Areas Must Have Skills FPGA Verification Engineer Skill 1 8 + Years of in FPGA Skill 2 5 +Years of Exp in UVM Skill 2 5 +Years of Exp in System Verilog Job Description We are seeking a highly motivated...
20 days ago
  • Info Dinamica Inc
  • Santa Clara

Description:

Role: FPGA Verification Engineer Location: Santa Clara, CA (Onsite from Day 1) Contract Must Have Skills: FPGA Verification Engineer Skill 1 8 + Years of in FPGA Skill 2 5 +Years of Exp in UVM Skill 2 5 +Years of Exp in System Verlilog ...
20 days ago
  • Cloudious
  • Santa Clara

Description:

FPGA Verification Engineer Santa Clara, CA Mandatory Areas Must Have Skills FPGA Verification Engineer Skill 1 8 + Years of in FPGA Skill 2 5 +Years of Exp in UVM Skill 2 5 +Years of Exp in System Verlilog $70/hr on C2C Job Description ...
14 days ago
  • UNICOM TECHNOLOGIES INC
  • Santa Clara

Description:

Role: FPGA Verification Engineer Location Santa Clara, CA Onsite Requirement -Yes Number of days onsite 5 Days Rate:$65/Hr On C2C Must Have Skills FPGA Verification Engineer Skill 1 8 + Years of in FPGA Skill 2 5 +Years of Exp in UVM ...
19 days ago