Home
San Jose
Package Design Engineer

Package Design Engineer

R Cube Creative Consulting Inc

San Jose Full-day Temporary

Description:

Requirements/Skills: Exp: 5-8 years of experience. Possess Mentor Graphics, Cadence, PLA knowledge Multiple layers package design (8+) experienceUnderstanding of substrate manufacturing design rule and assembly rulePossess Flip Chip Package Design ConceptGood communication skill.May require vendor on-site support Regards Rohit

Nov 19, 2025; from: dice.com

Similar jobs

Package Design Engineer

Clover Solutions LLC
San Jose

Description: Package Design Engineer in the US, please share ... Cadence, PLA knowledge Multiple layers package design (8+) experience Understanding of substrate manufacturing ... assembly rule Possess Flip Chip Package Design Concept Good communication skill. May ...

27 days ago

Package Design Engineer

Goldenpick Technologies LLC
San Jose

Description: Requirements/Skills: Possess Mentor Graphics, Cadence, PLA knowledge Multiple layers package design (8+) experience Understanding of substrate manufacturing design rule and assembly rule Possess Flip Chip Package Design Concept Good ...

21 days ago

Hardware Systems Design Engineer

Recruitment.ai
San Jose

Description: Role: Hardware Systems Design Engineer Location: San Jose, CA (Onsite 3-4 days per week)<> Key Responsibilities & LPU Focus:LPU Integration: You would be responsible for designing products based on the GroqChip LPU (Language Processor Unit) ...

26 days ago

FPGA / RTL Design Engineer

Smartwork IT Services
San Jose

Description: Job Title: FPGA / RTL Design Engineer Location: San Jose, CA Job Description: FPGA/RTL Design Engineer to design, implement, and validate digital circuits and FPGA-based solutions. This role involves hands-on development using RTL languages, ...

27 days ago