Where

FPGA Design Verification Engineer

Kainos Innovative Solutions Inc
Santa Clara Full-day Temporary

Description:

Strong understanding of FPGA, ASIC, RTL design principles and architecturesProficiency in System Verilog and UVM verification methodologyExperience with Linux operating systemExperience with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS, Haps)Experience with high-speed I/O design and protocols; knowledge of PCIe, I2C, SPI, etc.Hands-on experience with lab debugging tools including logic analyzer, oscilloscope, and JTAGExcellent debugging and problem-solving skillsStrong com
Dec 19, 2025;   from: dice.com

Similar jobs

  • Everest Global Solutions
  • Santa Clara
... Description: Client Job Title: FPGA Design Verification Engineer Job Title: Technical Lead ... highly motivated and skilled FPGA Verification Engineer to join our dynamic ... responsible for the verification of complex FPGA designs, ensuring their functionality ...
17 days ago
  • Skywaves MP LLC
  • Santa Clara
Description: Role summary Seeking a Senior Design Verification Engineer with 8+ years of experience in IP and subsystemlevel verification using SystemVerilog and UVM. The engineer will own verification of complex digital IPs/subsystems, drive coverage ...
25 days ago
  • Inherent Technologies
  • Santa Clara
Description: Job Title: FPGA Verification Engineer Location: Santa Clara, CA ... Must Have Skills FPGA Verification Engineer Skill 1 8 + Years of in FPGA Skill 2 5 + ... FPGA design principles and architectures. Proficiency in System Verilog and UVM verification ...
16 days ago
  • Cardinal Integrated Technologies Inc
  • Santa Clara
Description: Role: FPGA Verification Engineer Location: Santa Clara, CA - ... seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team ... be responsible for the verification of complex FPGA designs, ensuring their functionality, ...
25 days ago