Where

FPGA Design Verification Engineer

Kainos Innovative Solutions Inc
Santa Clara Full-day Temporary

Description:

Strong understanding of FPGA, ASIC, RTL design principles and architecturesProficiency in System Verilog and UVM verification methodologyExperience with Linux operating systemExperience with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS, Haps)Experience with high-speed I/O design and protocols; knowledge of PCIe, I2C, SPI, etc.Hands-on experience with lab debugging tools including logic analyzer, oscilloscope, and JTAGExcellent debugging and problem-solving skillsStrong com
Dec 19, 2025;   from: dice.com

Similar jobs

  • Info Dinamica Inc
  • Santa Clara
Description: Role: Silicon Design Package Engineer Location:Santa Clara, CA This role is highly specialized in semiconductor packaging design, requiring strong EDA tool proficiency and knowledge of advanced packaging technologies Tools & Knowledge: Mentor ...
a month ago
  • ARK Infotech Spectrum
  • Santa Clara
Description: Role: Silicon Design Package Engineer Location: Hybrid (Santa Clara, CA) This role is highly specialized in semiconductor packaging design, requiring strong EDA tool proficiency and knowledge of advanced packaging technologies Tools & ...
13 days ago
  • GAC Solutions Inc.
  • Santa Clara
Description: We are seeking a Generative AI (GenAI) Design Engineer to join our team and drive innovation in AI-powered solutions. This role involves designing, developing, and optimizing generative AI models and workflows for applications such as content ...
26 days ago
  • Protingent, Inc.
  • Santa Clara
Description: Job Title: Mechanical Design Engineer 2 Position Description: Protingent Staffing has an exciting contract Mechanical Design Engineer 2 opportunity with our client located in Sunnyvale, CA. Job Description: As Mechanical Engineer in the ...
a month ago