Where

Senior ASIC/RTL Design Engineer

Cynet Systems
San Jose Full-day Full-time

Description:

We are looking for Senior ASIC/RTL Design Engineer for our client in San Jose, CA Job Title: Senior ASIC/RTL Design Engineer Job Location: San Jose, CA Job Type: Contract Job Description: Pay Range: $62.45hr - $78.78hrThe ASIC/RTL Design Engineer Senior is responsible for designing, implementing, and owning major RTL blocks for SoC development. This role involves close collaboration with architecture, verification, and physical design teams to deliver high-quality designs that meet functional,
Jan 21, 2026;   from: dice.com

Similar jobs

  • Cynet Systems
  • San Jose
We are looking for RTL Design Engineer - Intermediate for our client in San Jose, CA Job Title: RTL Design Engineer - Intermediate Job Location: San Jose, CA Job Type: Contract Job Description: Pay Range: $53.62hr - $58.62hrParticipate in technical r...
8 days ago
  • Dexian DISYS
  • San Jose
$58 $60 an hour

Description:

(Local Candidates Only) FPGA/RTL Design Engineer San Jose, CA - 100% Onsite 6 + Months $58-60/HR Interview Process: Onsite Top Must-Have Skills: RTL Design FPGA experience: Design, simulation, synthesis, and implementation Vivado ...
8 days ago
  • Varite, Inc.
  • San Jose

Description:

VARITE is looking for a qualified FPGA / RTL Design Engineer in San Jose, CA WHAT THE CLIENT DOES? A major multinational conglomerate, commanding leadership in Engineering, Procurement, and Construction (EPC) projects, Hi-Tech ...
5 days ago
  • Celestica International LP
  • San Jose

Description:

Req ID: 130770 Region: Americas Country: USA State/Province: California City: San Jose Summary Join a world class team to create high end electronics cooling solutions for systems such as AI servers, switches, and accelerators. We work ...
5 days ago