Where
Where

Jobs and careers for gls design verification engineer in California (656 jobs)

Sort by:
Description: ASIC and/or FPGA Design and Verification Engineers (Entry Level, Associate, or Experienced ... multiple ASIC and/or FPGA Design and Verification Engineers (Entry Level, Associate, or ...
10 days ago
Description: Position: FPGA Verification Engineer Location: Mountain View, ... design principles and architectures. Proficiency in System Verilog and UVM verification ... methodology. Experience with industry-standard verification tools (e.g., ...
25 days ago
$90 $95 an hour
Description: Mixed Signal Model Verification Engineer San Jose, CA (Hybrid) 3 + Months $ ... SystemVerilog, including real number modeling. Verification Flow: Strong understanding of HDL ... background in analog integrated circuit design and read
26 days ago
  • Cynet Systems
  • Ontario
... : We are looking for Board Verification Engineer for our client in Markham ... , ON Job Title: Board Verification Engineer Job Location: Markham, ON Job ... -functional engagement from the various design teams, program leads and, program ...
26 days ago
  • BayOne Solutions
  • Palo Alto
... maintain comprehensive testing schedules for Design Verification (DV) and Validation activities, collaborating ... , and within project managemThe Project Engineer will be a key member of ...
22 days ago
  • Oxford Global Resources
  • Sunnyvale
Description: Position Title: Electrical Design Verification Test (EDVT) Engineer Location: Sunnyvale, CA- 100% onsite ... addition to networking products. This engineer
25 days ago
... looking for Mixed Signal Model Verification Engineer for our client in San ... Job Title: Mixed Signal Model Verification Engineer Job Location: San Jose, CA ...
26 days ago
  • ARK Infotech Spectrum
  • Santa Clara
Description: Role: Silicon Design Package Engineer Location: Hybrid (Santa Clara, CA ... highly specialized in semiconductor packaging design, requiring strong EDA tool ... Expertise: Multi-layer package design experience. Understanding of substrate manufacturing ...
a day ago
Description: Role: GenDesign / Inverse Design Ai Engineer Location: Santa Clara, CA We ... are seeking a Generative AI (GenAI) Design Engineer to join our team and ... such as content creation, product design, and intelligent automation Develop forward ...
18 days ago
  • Info Dinamica Inc
  • Santa Clara
Description: Role: Silicon Design Package Engineer Location:Santa Clara, CA ... highly specialized in semiconductor packaging design, requiring strong EDA tool ... Technical Expertise: Multi-layer package design experience. Understanding of substrate manufacturing ...
19 days ago
  • Galactic Minds Inc.
  • Santa Clara
Description: Silicon Design Package Engineer Location Santa Clara, CA (Onsite ... highly specialized in semiconductor packaging design, requiring strong EDA tool ... Expertise: Multi-layer package design experience. Understanding of substrate manufacturing ...
25 days ago
  • Galactic Minds Inc.
  • Santa Clara
Description: Silicon Design Package Engineer Location Santa Clara, CA (Onsite ... highly specialized in semiconductor packaging design, requiring strong EDA tool ... Expertise: Multi-layer package design experience. Understanding of substrate manufacturing ...
27 days ago
  • Nityo Infotech Corporation
  • Santa Clara
Description: Role: GenDesign / Inverse Design Ai Engineer Location: Santa Clara, CA We ... are seeking a Generative AI (GenAI) Design Engineer to join our team and ... such as content creation, product design, and intelligent automation.Develop forward ...
29 days ago
  • e-IT Professionals Corp.
  • Mountain View
... FPGA design principles and architectures. Proficiency in System Verilog and UVM verification ... methodology. Experience with industry-standard verification tools (e.g., QuestaSim ...
29 days ago
  • Msquare Technologies
  • Mountain View
... FPGA design principles and architectures. Proficiency in System Verilog and UVM verification ... methodology. Experience with industry-standard verification tools (e.g., QuestaSim ...
29 days ago
... Engineer will participate as a member of a project team responsible for the design ... . Key Responsibilities: Participate in the design, development, and testing of hardware ...
27 days ago
  • GAC Solutions Inc.
  • Santa Clara
... are seeking a Generative AI (GenAI) Design Engineer to join our team and ... such as content creation, product design, and intelligent automation. Develop forward ...
14 days ago
  • Cohesive Technologies LLC
  • San Jose
Description: Cohesive Technologies is a global IT Services & Solutions company providing IT Staffing Services and Application Development Services necessary for technology leaders to deliver business value. We help our people and clients succeed by ...
8 days ago
  • Microsoft Corporation
  • Mountain View
Description: Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud Infrastructure and responsible for powering Microsoft's "Intelligent Cloud" mission. SCHIE delivers the core ...
11 days ago
  • Vidorra Consulting Group
  • Irvine
Description: Bachelor's Engineering degree in computer science, or related field 9 plus years of experience in system/software testing in Aerospace domain Experience in embedded System/software testing is mandatory Experience in scripting or coding ...
12 days ago