Description: Title:Silicon Verification Engineer 5Location: Mountain View,CA(Hybrid) ... ASIC Verification skills, and debug skills a must o Debug using waveforms a must, Verdi ... source level debug a plus System level knowledge a must ...
29 days ago
... RTL and Gate Level Netlists, debug failures to root cause, and ...
17 days ago