Description: Mid-level Verification Engineer with 5-8 years of experience of pure verification in FPGA. This is a pure Verification Engineer role. This position is onsite in the greater San Jose Bay Area. What you will be doing: Purely verification of ...
4 days ago