Description: Job Title: Senior Physical Design Engineer (Full-Chip Expertise) Location: [Bay ... . Develop and implement physical design methodologies to achieve power, performance, and ...
16 days ago
Description: Role: Design Verification Engineer Location: Bay Area, CA Hybrid ... SystemVerilog and UVM (Universal Verification Methodology). * Write and execute test cases ...
16 days ago