... : Job Title: Senior Physical Design Engineer (Full-Chip Expertise) Location: [Bay ... , and area (PPA) targets. Perform timing closure and optimize designs for ... setup, hold, and other timing constraints. Conduct power
17 days ago
Description: Role: Design Verification Engineer Location: Bay Area, CA Hybrid ... Verification Methodology). * Write and execute test cases to verify functional and ...
17 days ago