Description: Role: Design Verification Engineer Location: Bay Area, CA Hybrid ... Key Responsibilities: * Develop and implement verification plans for complex SoC designs ... using SystemVerilog and UVM (Universal Verification Methodology). * Write and execute ...
16 days ago
... : Job Title: Senior Physical Design Engineer (Full-Chip Expertise) Location: [Bay ...
16 days ago