Description: Title: Design Verification Engineer Location: San Jose, CA Duration: ... FPGA environments Nice to Have: Networking systems knowledge Day to Day ...
4 days ago
... a highly skilled Design Verification (DV) Engineer to join our team in ... field, with a strong background in Networking and SERDES verification. This role ...
30 days ago