Where

ASIC Engineer - III

CloudZenix, LLC
Santa Clara Full-day Temporary

Description:

Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 10+ years of Hardware Engineering or related work experience. Job responsibilities include Ownership of DV test bench and other associated collaterals (Checkers, Trackers, Scoreboards, Assertion, Functional Coverage) Develop test plan and test cases to cover design feature set, follow up with stake holders on code coverage, functional coverage closure at different
Apr 3, 2024;   from: dice.com

Similar jobs

  • Netwoven
  • Santa Clara
Description: Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff Drive the effort to maintain RTL quality metrics in complex, hierarchical designs and automating that process for ...
25 days ago
  • Qualcomm Technologies
  • Santa Clara
... Area:Engineering Group, Engineering Group > ASICS Engineering General Summary: As a leading ... future for all. As a Qualcomm ASIC Engineer, you will define, model, design ...
11 days ago
  • Qualcomm Technologies
  • Santa Clara
Description: Company:Qualcomm Atheros, Inc. Job Area:Engineering Group, Engineering Group > ASICS Engineering General Summary: The Digital ASIC Design Team is currently seeking candidates who will be responsible for the implementation and verification of ...
13 days ago
  • Technical Link
  • Santa Clara
Description: Job Description Work with a dedicated team of engineers, using the latest verification practices, to verify the digital design intent of our SOC's at the block and system level. Engage early in the verification process to understand the ...
28 days ago