Where

ASIC Engineer, Formal Verification

Veear
Sunnyvale Full-day Temporary

Description:

Requirements: Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.5+ years of experience in Formal VerificationExperience with Formal Verification applications including Datapath, sequential equivalence, Xprop, Clock Gating, connectivity etcProven understanding of Formal Verification methodologies, complexity reduction techniques and abstraction techniquesProven analytical skills to craft Client solutions to tackle industry-le
May 8, 2025;   from: dice.com

Similar jobs

Description: Requirements: Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.Hands-on experience in Verilog, SystemVerilog, C/C++ based verification and UVM methodology.Experience in ...
21 days ago
  • SPECTRAFORCE TECHNOLOGIES Inc.
  • Sunnyvale
Description: Verification Engineer IV Sunnyvale CA (Hybrid) 6 months (Possible extension) Job Description Summary: The main function of the Verification Engineer is to work with a group of researchers and engineers to own the electrical system level ...
a month ago
Description: Job Title: Design Verification Engineer Location: Sunnyvale CA /Redmond WA/ Austin TX(Hybrid) Duration: Full-Time Only Job Description:- Strong understanding of SV and UVM and good debugging skills. Understanding of AMBA protocols. Understand ...
8 days ago
  • Yoh - A Day & Zimmerman Company
  • Sunnyvale
Description: Network Embedded Software Engineer We are seeking a Network Embedded Software Engineer to help build the next-generation operating system for wireless broadband networks. The ideal candidate will bring strong experience writing low-level ...
2 days ago