Where

Design Verification Engineer

BayOne Solutions
San Jose Full-day Temporary

Description:

Job Title - Design Verification Engineer (GPU) Duration 6+ Months Location: San Jose, CA Description As a GPU Design Verification Engineer, your talents will ensure the quality at the heart of our GPU architecture. Creativity is a necessity to overcome the challenges inherent to verifying the proper operation of our low-power GPU. Versatility and broad knowledge of state-of-the-art verification techniques including the most up-to-date I UVM version will place you among the elite within our prof
May 12, 2025;   from: dice.com

Similar jobs

  • BayOne Solutions
  • San Jose
Description: Job Title - Design Verification Engineer (GPU) Duration 9 + Month (With the ... . on w2 Description As a GPU Design Verification Engineer, your talents will ensure the ... of state-of-the-art verification techniques including th
22 days ago
Description: Position: SDC Engineer Location: San Jose CA(5 Days a week ONSITE) Long Term Contract Must have/Primary skills: Fullchip timing, SDC changes back to block level, Block/Full chip SDC development, Static Timing Analysis, Primetime/Tempus What ...
12 days ago
  • VIVA USA INC
  • San Jose
Description: Title: ASIC Verification Engineer - Hybrid Mandatory skills: UVM, UVM design verification, UVM verification, UVM environment ... , AISC, SOC, AISC verification, SOC verification, DV tools ...
13 hours ago
... Title: Power Estimation & Low Power Verification Engineer Location: San Jose, CA Job ... experienced Power Estimation & Low Power Verification Engineer to work with our team ... and UPF - Supporting UPF for design, DV, and implementation teams - Verifying ...
14 days ago