Where

Block/full chip SDC Design Verification Engineer(Static Timing Analysis, Analyzer tools, Spyglass CDC)

Wise Equation Solutions Inc.
San Jose Full-day Temporary

Description:

Position: SDC Engineer Location: San Jose CA(5 Days a week ONSITE) Long Term Contract Must have/Primary skills: Fullchip timing, SDC changes back to block level, Block/Full chip SDC development, Static Timing Analysis, Primetime/Tempus What You'll Be Doing: Being a member of design team who oversees fullchip SDCs and works with physical design and DFT teams to close fullchip timing in multiple timing modes.Option to also do block level RTL design or block or top-level IP integration.Helping dev
May 22, 2025;   from: dice.com

Similar jobs

  • PeopleNTech
  • San Jose
Position: STA Engineer (eInfochips Inc) Location: San Jose CA (Day-1 Onsite) Must have/Primary skills: Fullchip timing, SDC changes back to block level, Block/Full chip SDC development, Static Timing Analysis, Primetime/Tempus What You'll Be Doing: B...
15 days ago

Description:

Position: SDC Engineer Location: San Jose CA (Day-1 Onsite) Long Term Contract SDC:/Design Constraints and STA: Timing Analysis (PrimeTime) : Very good knowledge in writing Timing Constraints with these tools Digital Circuits: Person ...
29 days ago

Description:

Job Title: Static Timing Analysis Engineer Location: San Jose ,CA (Onsite) Contract: 12+ MonthsWhat candidate will Be Doing: Technical Requirement: Being a member of design team who oversees fullchip STA/ SDCs and works with physical ...
15 days ago
  • Millennium Software, Inc.
  • San Jose

Description:

Millennium Software & Staffing is looking for Design Verification Engineer SOC at San Jose, CA Below are the details: Title : Design Verification Engineer SOC Location : San Jose, CA TOP SKILLS: SOCUVM, System VerilogIntegrate GPU, ...
a day ago