Where

Block/full chip SDC Design Verification Engineer(Static Timing Analysis, Analyzer tools, Spyglass CDC)

Wise Equation Solutions Inc.
San Jose Full-day Temporary

Description:

Position: SDC Engineer Location: San Jose CA(5 Days a week ONSITE) Long Term Contract Must have/Primary skills: Fullchip timing, SDC changes back to block level, Block/Full chip SDC development, Static Timing Analysis, Primetime/Tempus What You'll Be Doing: Being a member of design team who oversees fullchip SDCs and works with physical design and DFT teams to close fullchip timing in multiple timing modes.Option to also do block level RTL design or block or top-level IP integration.Helping dev
May 22, 2025;   from: dice.com

Similar jobs

  • Wise Equation Solutions Inc.
  • San Jose
Position: SDC Engineer Location: San Jose CA (Day-1 Onsite) Long Term Contract SDC:/Design Constraints and STA: Timing Analysis (PrimeTime) : Very good knowledge in writing Timing Constraints with these tools Digital Circuits: Person should be very s...
7 days ago
  • OSI Engineering, Inc.
  • San Jose

Description:

Principal Design Verification Engineer A leading chip and silicon IP provider focused on accelerating and securing data is looking to hire an outstanding Principal Design Verification Engineer to join its Memory Interface Chip (MIC) ...
27 days ago
  • BayOne Solutions
  • San Jose

Description:

Job Title - Design Verification Engineer (GPU) Duration 6+ Months Location: San Jose, CA Description As a GPU Design Verification Engineer, your talents will ensure the quality at the heart of our GPU architecture. Creativity is a ...
17 days ago
  • BayOne Solutions
  • San Jose

Description:

Job Title - Design Verification Engineer (GPU) Duration 9 + Month (With the possibility of extension) Location:- San Jose (Onsite) Pay Rate :- $100/hr. - 120/hr. on w2 Description As a GPU Design Verification Engineer, your talents ...
17 days ago