Where

Static Timing Analysis? Engineer

Apolis
San Jose Full-day Full-time

Description:

Job Title: Static Timing Analysis Engineer Location: San Jose ,CA (Onsite) Contract: 12+ MonthsWhat candidate will Be Doing: Technical Requirement: Being a member of design team who oversees fullchip STA/ SDCs and works with physical design and DFT teams to close fullchip timing in multiple timing modes. Option to also do block level RTL design or block or top-level IP integration. Helping develop efficient methodology to promote block level SDCs to fullchip, and to bring fullchip SDC changes ba
Jun 5, 2025;   from: dice.com

Similar jobs

Description: Position: STA Engineer (eInfochips Inc) Location: ... have/Primary skills: Fullchip timing, SDC changes back to ... Full chip SDC development, Static Timing Analysis, Primetime/Tempus What You' ... to close fullchip timing in multiple timing modes.Option to ...
25 days ago
Description: Position: STA Engineer- Location: San Jose CA ... have/Primary skills: Fullchip timing, SDC changes back to ... /Full chip SDC development, Static Timing Analysis, Primetime/Tempus What You' ... to close fullchip timing in multiple timing modes. Option to ...
19 days ago
  • Kutir Inc
  • San Jose
... Description: Position: STA Engineer Location: Onsite San ... have/Primary skills: Fullchip timing, SDC changes back to ... /Full chip SDC development, Static Timing Analysis, Primetime/Tempus What You' ... to close fullchip timing in multiple timing modes. Option to ...
25 days ago
  • Prismagic Solutions Inc
  • San Jose
... /SDC engineer to own block and full-chip constraints, perform Static Timing Analysis (PrimeTime ... and physical design teams for timing closure. Key Skills: Strong ... /SystemVerilog design knowledge CDC/glitch analysis (Spyglass CDC), Formal Verification ( ...
4 days ago