Where

RTL design Engineer

Mirafra Inc
San Jose Full-day Full-time

Description:

Job Description: Strong Logic Design, RTL coding (Verilog HDL) and debugging skills Analyze and resolve Lint, CDC and RDC issues in the design Understanding of low power design and validation techniques including UPF Experience with constraint generation, timing closure analysis, formal verification, low power checks using UPF flows and ECO implementation. Experience with writing assertions and doing negative checks to validate assertions Experience with Silicon validation/Bring-up Experience w
Jul 5, 2025;   from: dice.com

Similar jobs

  • Cloudious
  • San Jose
Description: Job Description: Map multi-million gate SoC designs onto prototyping platforms, creating design partitions, FPGA builds, and testbenches to simulate FPGA components. Establish prototyping systems in the lab and contribute to defining, ...
22 days ago
Description: Role: Sr Staff Analog/Mixed Signal Design Engineer Location: Onsite 5 days a week at San Jose, CA ( Onsite) Long Term Contract W2 or Full time hire Minimum 7+ yrs experience in RF/Analog/Serdes SoC design.Knowledge and experience with analog ...
29 days ago
  • eInfochips Inc
  • San Jose
Description: Job Description:What candidate will Be Doing: Map multi-million gate SoC designs onto prototyping platforms, creating design partitions, FPGA builds, and testbenches to simulate FPGA components.Establish prototyping systems in the lab and ...
21 days ago
  • Omega Hires
  • San Jose
Description: Job Role: Hardware Engineer Mid Location: San Jose, CA (5 ... Description: Technical: Being a member of design team who oversees full chip ... STA and works with physical design and DFT teams to ... to also do block level RTL design or block or top-level ...
21 days ago