Where

RTL design Engineer

Mirafra Inc
San Jose Full-day Full-time

Description:

Job Description: Strong Logic Design, RTL coding (Verilog HDL) and debugging skills Analyze and resolve Lint, CDC and RDC issues in the design Understanding of low power design and validation techniques including UPF Experience with constraint generation, timing closure analysis, formal verification, low power checks using UPF flows and ECO implementation. Experience with writing assertions and doing negative checks to validate assertions Experience with Silicon validation/Bring-up Experience w
Jul 5, 2025;   from: dice.com

Similar jobs

Description: Position: Senior ASIC Design Engineer- Emulation (HAPS Engineer) Location: San Jose, CA (Complete ... -million gate SoC designs onto prototyping platforms, creating design partitions, FPGA builds ... to engage in block-level RTL design or block or top
26 days ago
Description: Role: Sr Staff Analog/Mixed Signal Design Engineer Location: Onsite 5 days a week at San Jose, CA ( Onsite) Long Term Contract W2 or Full time hire Minimum 7+ yrs experience in RF/Analog/Serdes SoC design.Knowledge and experience with analog ...
6 days ago
  • DivTek Global Solutions Inc.
  • San Jose
Description: Job Title: Physical Design Engineer Custom ASIC / SoC Hybrid San Jose, CA Job Location: San Jose, CA (Hybrid) Benefits: Excellent PTO, full benefits, 401(k), hybrid schedule, great team culture Job Type: Full-Time, Permanent About Company: ...
12 days ago
  • DivTek Global Solutions Inc.
  • San Jose
Description: Job Title Sr. Package Design Engineer ASIC/SOC Job Location: San Jose, CA (Hybrid) Benefits: Excellent PTO, full benefits, 401(k), hybrid schedule, great team culture Job Type: Full-Time, Permanent About Company: This is a full-time role, ...
12 days ago