Where

CAD/EDA Silicon Design/Verification Infrastructure Engineer

Datum Software, Inc.
Santa Clara Full-day Full-time

Description:

Position Title: CAD/EDA Silicon Design/Verification Infrastructure Engineer Location: Santa Clara, CA Term: Possible 3-Month Contract-to-Hire (CTH) Job Description: We are seeking a CAD/EDA Silicon Design/Verification Infrastructure Engineer with strong experience in SoC/IP design and verification infrastructure. The ideal candidate will have hands-on expertise in Python, SystemVerilog/UVM, and working in Linux-based environments. Minimum Qualifications: 5+ years of experience in EDA/CAD for SoC
Jul 17, 2025;   from: dice.com

Similar jobs

  • VensIT Corp
  • Santa Clara
Job Description: Design Verification Engineer Key Responsibilities: * Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed-signal interfaces. *...
2 days ago
  • Yoh - A Day & Zimmerman Company
  • Santa Clara

Description:

Design Verification Engineer SoC (Associate Level) We are building high-performance silicon for AI and compute-intensive workloads. We re looking for an Associate Design Verification Engineer to support SoC-level debug, triage, and ...
9 days ago
  • Yoh - A Day & Zimmerman Company
  • Santa Clara

Description:

Design Verification Engineer SoC (Associate Level) We are building high-performance silicon for AI and compute-intensive workloads. We re looking for an Associate Design Verification Engineer to support SoC-level debug, triage, and ...
a month ago
  • GAC Solutions Inc.
  • Santa Clara

Description:

Title: SOC Design Verification Engineer Location: Santa Clara, CA Duration: 6+ Months Job Description: Basic Qualifications: Bachelor's degree in electrical / communications engineering or computer science 3 to 5+ years of experience ...
3 days ago