Where

IP Design Engineer

Infobahn Softworld Inc.
Santa Clara Full-day Temporary

Description:

Job Title: IP Design Engineer Work Location: 100% Remote Interview: Via MS Teams Client is looking for someone who can work on W2 / Independent Visa Holders Job Duties: Develop soft IP for FPGAs using Verilog/SystemVerilog. Integrate third-party IP cores into FPGA systems, create custom RTL wrappers, and interface with IP vendors. Collaborate with Verification Engineers to verify IP functionality and debug issues. Participate in board bring-up and system-level integration activities. E
Aug 11, 2025;   from: dice.com

Similar jobs

  • Technical Link
  • Santa Clara
... are seeking a Senior SoC RTL Design Engineer to lead the SoC chip ... subsystems, IPs, and hard macros into a complete SoC design. The engineer will be ... responsible for RTL implementation, synthesis constraints, I/O padring design ...
a day ago
  • Infobahn Softworld Inc.
  • Santa Clara
Description: Role Title: DFX RTL Design Engineer - Specialized Location: San Jose, CA ( ... of the design team, candidate will be exposed to several IPs including ... Gbit SERDES, UCIe, PCIe I/F & high frequency design. Successful ...
28 days ago
  • VIVA USA INC
  • Santa Clara
Description: Title: USB Systems Design Engineer - Onsite Mandatory skills: USB, Display Port, PCIe protocol, Debug SW, boards failures, high-speed protocol analyzers, Saleae analyzer, I2C analyzers, Debug techniques, Debug methodologies, C, C++, Perl, ...
25 days ago
  • Cynet Systems
  • Santa Clara
Description: Job Description: Pay Range: $48.27hr - $62hr Skills: Modelling Analog-Mixed signal circuits in RTL, with experience in LDOs, BGs and EMC Ability to run and debug LECC for design. Run quality check tool such as Spyglass Lint and fix issues. ...
11 days ago