Where

IC Packaging

Technical Link
Santa Clara Full-day Full-time

Description:

Requirements Bachelor s degree in Computer Science, Electrical Engineering or related fields and 10-15 years of related professional experience. Master s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 5-10 years of experience. Job Responsibilities Experience with 2.5D package design and development like CoWoSStrong expertise in using IC package layout tools like Cadence APDUnderstanding IC package design requirements for high speed interfaces and setup const
Nov 18, 2025;   from: dice.com

Similar jobs

... DL Copy Advanced IC Package Design Engineer (CoWoS / 2.5D Packaging)Marvell Santa ...
7 days ago
  • SYSTEM SOFT TECHNOLOGIES LLC
  • Santa Clara
Description: Job Summary This role is highly specialized in semiconductor packaging design, requiring strong EDA tool proficiency and knowledge of advanced packaging technologies. Key Responsibilities: Tools & Knowledge:Mentor/Siemens and Cadence tools ( ...
4 days ago
  • Technical Link
  • Santa Clara
Description: Santa Clara, CA 6-12 months ongoing (in a perfect world would want a FT conversion) She wants to see people that can fully work onsite Any Visa CADENCE ADP is the most important thing, a small write up would go a long way with this manager. 2 ...
10 days ago
  • ARK Infotech Spectrum
  • Santa Clara
Description: Role: Silicon Design Package Designer Location: Santa Clara, CA Work Mode: Onsite (No Remote) This role is highly specialized in semiconductor packaging design, requiring strong EDA tool proficiency and knowledge of advanced packaging ...
19 days ago