Where

Lead FPGA Verification Engineer with UVM /Verilog System-Active Requirement

Data Capital Inc
Santa Clara Full-day Full-time

Description:

Mandate Skills: FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experience Strong SystemVerilog programming skills Hands-on experience with UVM (Universal Verification Methodology) Familiarity with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS) Experience with code and functional coverage analysis Proficient in debugging and problem-solving Scripting experience in Python or Perl Knowledge of Verilog an
Nov 21, 2025;   from: dice.com

Similar jobs

  • American IT Systems
  • Santa Clara
Role : FPGA Verification Engineer Location Santa Clara, CA Onsite Requirement - Y/N- Y Mandatory Areas Must Have Skills FPGA Verification Engineer Skill 1 8 + Years of in FPGA Skill 2 5 +Years of Exp in UVM Skill 2 5 +Years of Exp in System Verlilog...
10 days ago
  • American IT Systems
  • Santa Clara

Description:

Role: FPGA Verification Engineer Location: Santa Clara, CA- Onsite Mandatory Areas Must Have Skills FPGA Verification Engineer Skill 1 8 + Years of in FPGA Skill 2 5 +Years of Exp in UVM Skill 2 5 +Years of Exp in System Verlilog Job ...
16 days ago
  • American IT Systems
  • Santa Clara

Description:

FPGA Verification Engineer Santa Clara, CA- 5days onsite Mandatory Areas Must Have Skills FPGA Verification Engineer Skill 1 8 + Years of in FPGA Skill 2 5 +Years of Exp in UVM Skill 2 5 +Years of Exp in System Verlilog Job Description ...
2 days ago
  • American IT Systems
  • Santa Clara

Description:

FPGA Verification Engineer-Santa Clara, CA- 5days onsite Mandatory Areas Must Have Skills FPGA Verification Engineer Skill 1 8 + Years of in FPGA Skill 2 5 +Years of Exp in UVM Skill 2 5 +Years of Exp in System Verlilog Job Description ...
10 days ago