Where

FPGA Verification Engineer

Inherent Technologies
Santa Clara Full-day Full-time

Description:

Job Title: FPGA Verification Engineer Location: Santa Clara, CA-Onsite 100%, Day 1 Mon-Fri Duration: 12+ Months Mandatory Areas Must Have Skills FPGA Verification Engineer Skill 1 8 + Years of in FPGA Skill 2 5 +Years of Exp in UVM Skill 2 5 +Years of Exp in System Verlilog Job Description: Strong understanding of FPGA design principles and architectures. Proficiency in System Verilog and UVM verification methodology. Experience with industry-standard verification tools (e.g., Questa
Dec 5, 2025;   from: dice.com

Similar jobs

  • Everest Global Solutions
  • Santa Clara
Description: Client Job Title: FPGA Design Verification Engineer Job Title: Technical Lead II ... a highly motivated and skilled FPGA Verification Engineer to join our dynamic team ... work closely with design engineers to develop and execute verification pla
26 days ago
  • Data Capital Inc
  • Santa Clara
Description: Mandate Skills: FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong SystemVerilog programming skillsHands-on experience with UVM (Universal Verification ...
28 days ago
  • Data Capital Inc
  • Santa Clara
Description: Mandate Skills: FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong SystemVerilog programming skillsHands-on experience with UVM (Universal Verification ...
20 days ago
  • Kainos Innovative Solutions Inc
  • Santa Clara
Description: Strong understanding of FPGA, ASIC, RTL design principles and architecturesProficiency in System Verilog and UVM verification methodologyExperience with Linux operating systemExperience with industry-standard verification tools (e.g., ...
10 days ago