Where

FPGA Design Verification Engineer- VLSI

Everest Global Solutions
Santa Clara Full-day Temporary

Description:

Client Job Title: FPGA Design Verification Engineer Job Title: Technical Lead II - VLSILocation: Santa Clara, CA . The Opportunity: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state of the art technologies. In this role, you will be responsible for the verification of complex FPGA designs, ensuring their functionality, performance, and reliability. You will work closely with design engineers to develop and execute verification pla
Dec 4, 2025;   from: dice.com

Similar jobs

  • Everest Global Solutions
  • Santa Clara
... Job Title: FPGA Design Verification Engineer/Technical Lead II - VLSI Location: Santa Clara ... FPGA, ASIC, RTL design principles, and architectures. Proficiency in SystemVerilog and UVM verification ... systems. Proficiency with verification tools such as ...
28 days ago
  • Skywaves MP LLC
  • Santa Clara
Description: Role summary Seeking a Senior Design Verification Engineer with 8+ years of experience in IP and subsystemlevel verification using SystemVerilog and UVM. The engineer will own verification of complex digital IPs/subsystems, drive coverage ...
13 days ago
  • Inherent Technologies
  • Santa Clara
Description: Job Title: FPGA Verification Engineer Location: Santa Clara, CA-Onsite 100%, Day 1 Mon-Fri Duration: 12+ Months Mandatory Areas Must Have Skills FPGA Verification Engineer Skill 1 8 + Years of in FPGA Skill 2 5 +Years of Exp in UVM Skill 2 5 ...
5 days ago
  • Spiceorb
  • Santa Clara
Description: FPGA Verification Engineer Santa Clara, CA Must Have Skills 8 + Years of in FPGA 5 +Years of Exp in UVM 5 +Years of Exp in System Verlilog Job Description: We are seeking a highly motivated and skilled FPGA Verification Engineer to join our ...
28 days ago