What
Where
0
Home Browse jobs About us Contacts
  1. Home
  2. California
  3. Fpga verification engineering
What
Where

Jobs and careers for fpga verification engineering from the company Data capital inc in California (11 jobs)

dice.com
Data capital inc
Period
Schedule
Employment
Profession
Location
Sort by:

FPGA Verification Engineering

  • Data Capital Inc
  • Santa Clara
... : FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong ...
5 days ago

FPGA Verification Engineering

  • Data Capital Inc
  • Santa Clara
... : FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong ...
12 days ago

Lead FPGA Verification Engineer with UVM /Verilog System-Active Requirement

  • Data Capital Inc
  • Santa Clara
... FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification ... with UVM (Universal Verification Methodology) Familiarity with ... industry-standard verification tools (e.g., QuestaSim, ...
17 days ago

Lead FPGA Verification Engineer with UVM /Verilog System-Active Requirement

  • Data Capital Inc
  • Santa Clara
... : FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong ...
19 days ago

Lead FPGA Verification Engineer with UVM /Verilog System-Active Requirement

  • Data Capital Inc
  • Santa Clara
... FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification ... with UVM (Universal Verification Methodology) Familiarity with ... industry-standard verification tools (e.g., QuestaSim, ...
23 days ago

FPGA Verification Engineer

  • Data Capital Inc
  • Santa Clara
... Description: 3+ years of FPGA verification experience Strong SystemVerilog programming ... experience with UVM (Universal Verification Methodology) Familiarity with industry ... -standard verification tools (e.g., QuestaSim, Synopsys VCS ...
25 days ago

FPGA Verification Engineer

  • Data Capital Inc
  • Santa Clara
... Description: 3+ years of FPGA verification experience Strong SystemVerilog programming ... experience with UVM (Universal Verification Methodology) Familiarity with industry ... -standard verification tools (e.g., QuestaSim, Synopsys VCS ...
28 days ago

FPGA Verification Engineer

  • Data Capital Inc
  • Santa Clara
... Description: 3+ years of FPGA verification experience Strong SystemVerilog programming ... experience with UVM (Universal Verification Methodology) Familiarity with industry ... -standard verification tools (e.g., QuestaSim, Synopsys VCS ...
a month ago

Senior FPGA Engineer

  • Data Capital Inc
  • Santa Clara
... : FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong ...
5 days ago

Senior FPGA Engineer

  • Data Capital Inc
  • Santa Clara
... : FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong ...
13 days ago

Senior FPGA Engineer

  • Data Capital Inc
  • Santa Clara
... : FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong ...
13 days ago
FPGA Verification Engineer Senior FPGA Engineer

Get new fpga verification engineering jobs in California by email

By creating a job alert, you agree to our Terms You can change your consent settings at any time by unsubscribing or as detailed in our terms.