What
Where
0
Home Browse jobs About us Contacts
  1. Home
  2. Santa Clara
  3. Fpga verification engineer
What
Where

Jobs and careers for fpga verification engineer from the company Data capital inc in Santa Clara (13 jobs)

dice.com
Data capital inc
Period
Schedule
Employment
Profession
Location
Sort by:

Lead FPGA Verification Engineer with UVM /Verilog System-Active Requirement

  • Data Capital Inc
  • Santa Clara
... FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification ... with UVM (Universal Verification Methodology) Familiarity with ... industry-standard verification tools (e.g., QuestaSim, ...
6 days ago

Lead FPGA Verification Engineer with UVM /Verilog System-Active Requirement

  • Data Capital Inc
  • Santa Clara
... : FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong ...
9 days ago

Lead FPGA Verification Engineer with UVM /Verilog System-Active Requirement

  • Data Capital Inc
  • Santa Clara
... FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification ... with UVM (Universal Verification Methodology) Familiarity with ... industry-standard verification tools (e.g., QuestaSim, ...
13 days ago

FPGA Verification Engineer

  • Data Capital Inc
  • Santa Clara
... coding,UVM 3+ years of FPGA verification experience Strong SystemVerilog programming ... experience with UVM (Universal Verification Methodology) Familiarity with industry ... -standard verification tools (e.g., QuestaSim, Synopsys VCS ...
22 days ago

FPGA Verification Engineer

  • Data Capital Inc
  • Santa Clara
... Description: 3+ years of FPGA verification experience Strong SystemVerilog programming ... experience with UVM (Universal Verification Methodology) Familiarity with industry ... -standard verification tools (e.g., QuestaSim, Synopsys VCS ...
14 days ago

FPGA Verification Engineer

  • Data Capital Inc
  • Santa Clara
... Description: 3+ years of FPGA verification experience Strong SystemVerilog programming ... experience with UVM (Universal Verification Methodology) Familiarity with industry ... -standard verification tools (e.g., QuestaSim, Synopsys VCS ...
17 days ago

FPGA Verification Engineer

  • Data Capital Inc
  • Santa Clara
... Description: 3+ years of FPGA verification experience Strong SystemVerilog programming ... experience with UVM (Universal Verification Methodology) Familiarity with industry ... -standard verification tools (e.g., QuestaSim, Synopsys VCS ...
20 days ago

FPGA Verification Engineer

  • Data Capital Inc
  • Santa Clara
... Description: 3+ years of FPGA verification experience Strong SystemVerilog programming ... experience with UVM (Universal Verification Methodology) Familiarity with industry ... -standard verification tools (e.g., QuestaSim, Synopsys VCS ...
21 days ago

Senior FPGA Verification Engineer

  • Data Capital Inc
  • Santa Clara
... Description: 3+ years of FPGA verification experience Strong SystemVerilog programming ... experience with UVM (Universal Verification Methodology) Familiarity with industry ... -standard verification tools (e.g., QuestaSim, Synopsys VCS ...
23 days ago

Senior FPGA Verification Engineer

  • Data Capital Inc
  • Santa Clara
... Description: 3+ years of FPGA verification experience Strong SystemVerilog programming ... experience with UVM (Universal Verification Methodology) Familiarity with industry ... -standard verification tools (e.g., QuestaSim, Synopsys VCS ...
29 days ago

FPGA Verification Engineering

  • Data Capital Inc
  • Santa Clara
... : FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong ...
2 days ago

Senior FPGA Engineer

  • Data Capital Inc
  • Santa Clara
... : FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong ...
2 days ago

Senior FPGA Engineer

  • Data Capital Inc
  • Santa Clara
... : FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong ...
3 days ago
Senior FPGA Engineer FPGA Verification Engineering

Get new fpga verification engineer jobs in Santa Clara by email

By creating a job alert, you agree to our Terms You can change your consent settings at any time by unsubscribing or as detailed in our terms.