... team is looking for strong ASIC design engineer for an exciting opportunity to ... be involved in the design of world class image and ... /system architects to micro-architect/design HW specific to Multimedia and ...
23 days ago
... , Engineering Group > ASICS Engineering General Summary: A SOC Physical Design Engineer plays a crucial role ... requires strong knowledge of physical design tools (like Cadence or Synopsys ...
6 days ago
... looking for Senior RTL Design Engineer for our client in ... Job Title: Senior RTL Design Engineer Job Location: Santa Clara, ... .86hr Responsibilities:Perform RTL design of digital components in Verilog ... to improve/automate the design process.Preferred Experience: ...
7 days ago
... are looking for Senior RTL Design Engineer for our client in Santa ... , CA Job Title: Senior RTL Design Engineer Job Location: Santa Clara, CA ... of IP subsystems.Perform RTL design of digital components.Work with ...
9 days ago
... : RTL Design Engineer - Onsite Description: JOB DUTIES: Responsible for RTL design using Verilog ... for linting and simulation of design. Work with synthesis and backend ... Engineering KEY RESPONSIBILITIES: Perform RTL design of di
18 hours ago
Description: Title: Physical Design Engineer (8-15 Years Experience) Location Santa ... Fulltime Job Description: As a Physical Design Engineer, you will play a crucial role ... and Cadence Innovus to optimize designs for performance, power, and area ...
6 days ago
... an opening for Analog IC Design Engineer, Senior Staff Location - Hybrid - Minnetonka ...
22 days ago
... development of IP subsystemsPerform RTL design of digital components.Work with ... s schedule.Help to improve/automate design process.Support post-silicon product ... and PIPE specification.Knowledge of ASIC de
9 days ago
... of engineers, using the latest verification practices, to verify the digital design ... tests to verify the SOC design at the system or block ...
15 days ago
... of IP subsystems Perform RTL design of digital components. Work with ... 's schedule. Help to improve/automate design process. Support post-silicon product ...
9 days ago
... understanding of analog mixed-signal design with experience in high-speed ...
23 days ago
... , Engineering Group > ASICS Engineering General Summary: The Digital ASIC Design Team is currently ... verification of DFT/DFD (Design for Test/Design for Debug) techniques for ... low power, multi voltage designs. The candidate should have solid ...
13 hours ago
... quality metrics in complex, hierarchical designs and automating that process for ... development of pre-production synthesis (Design Compiler) and STA (Primetime) flows ...
12 days ago
... and test cases to cover design feature set, follow up with ...
14 days ago
... :Engineering Group, Engineering Group > GPU ASICS Engineering General Summary: As a leading ... all. As a Qualcomm GPU Engineer, you may architect, design, implement, verify, and ... power of GPU cores. Qualcomm Engineers collaborate with
16 days ago
... Area:Engineering Group, Engineering Group > ASICS Engineering General Summary: As a leading ... all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and ...
13 hours ago
... is a leading supplier of key ASICs and system SW that power ...
22 days ago
... architecture enhancement using various SW design patterns and writing/re-architecting ... chip designers, h/w board engineers and RF specialists in the lab Design, develo
12 days ago
Description: Senior Systems Engineer Location: Santa Clara, CA 95054 - ... a Sr. IT engineer. You will be responsible for research, design, deploy, and ... IT daily support and Operation engineer to perform the best practice ...
20 days ago
... a position for a ServiceNow Senior Platform Engineer for a client in a role situated ... CA. Role Title: ServiceNow Platform Engineer Location: Kirkland, WA / Santa ... Months Contract on-Site. Responsibilities: Design and develop targeted applications leveraging ...
19 days ago
- 1
- 2