Where

EDVT Engineer (Electrical Design Verification and Test)

Recruitment.ai
San Jose Full-day Temporary

Description:

Roles & Responsibilities: Participates on a project team of engineers involved in the specification, design, development, and test of hardware. Defines the unit and system level test processes and procedures.Performs complex system level unit and integration test. Debug/Mitigate complex system level problems.This engineer will work closely with hardware design engineers, software/diagnostic engineers, and manufacturing test engineers to determine a product test strategy, develop the necessary s
May 6, 2025;   from: dice.com

Similar jobs

  • BayOne Solutions
  • San Jose
Description: Job Title - Design Verification Engineer (GPU) Duration 6+ Months Location: San Jose, CA Description As a GPU Design Verification Engineer, your talents will ensure the quality at the heart of our GPU architecture. Creativity is a necessity ...
23 days ago
  • BayOne Solutions
  • San Jose
Description: Job Title - Design Verification Engineer (GPU) Duration 9 + Month (With the possibility of extension) Location:- San Jose (Onsite) Pay Rate :- $100/hr. - 120/hr. on w2 Description As a GPU Design Verification Engineer, your talents will ...
23 days ago
Description: Position: SDC Engineer Location: San Jose CA(5 Days a week ONSITE) Long Term Contract Must have/Primary skills: Fullchip timing, SDC changes back to block level, Block/Full chip SDC development, Static Timing Analysis, Primetime/Tempus What ...
13 days ago
  • VIVA USA INC
  • San Jose
Description: Title: ASIC Verification Engineer - Hybrid Mandatory skills: UVM, UVM design verification, UVM verification, UVM environment, AISC, SOC, AISC verification, SOC verification, DV tools, DV methodologies, CPU, I/O, Cadence, Synopsys Verification ...
a day ago