Where

EDVT Engineer (Electrical Design Verification and Test)

Recruitment.ai
San Jose Full-day Temporary

Description:

Roles & Responsibilities: Participates on a project team of engineers involved in the specification, design, development, and test of hardware. Defines the unit and system level test processes and procedures.Performs complex system level unit and integration test. Debug/Mitigate complex system level problems.This engineer will work closely with hardware design engineers, software/diagnostic engineers, and manufacturing test engineers to determine a product test strategy, develop the necessary s
May 6, 2025;   from: dice.com

Similar jobs

  • Laiba Technologies LLC
  • San Jose
Description: Role : EDVT Engineer Location: San Jose, CA (Onsite role) 75% travel includes - 3-5 yrs of expr , in Hardware Testing with Verification expr. With Python and pearl exprs Knowledge of fundamental hardware blocks & subsystems - CPU/ ...
26 days ago
  • TranSquared inc
  • San Jose
Description: Job Title:- ASIC Design Verification Engineer Duration:-12 months+ Location:-San Jose , CA(Onsite - Work from Office 5 days per week). About the Role: We are seeking a highly skilled and motivated ASIC Design Verification Engineer with over 6 ...
a month ago
  • OSI Engineering, Inc.
  • San Jose
Description: Principal Design Verification Engineer A leading chip and silicon IP provider focused on accelerating and securing data is looking to hire an outstanding Principal Design Verification Engineer to join its Memory Interface Chip (MIC) team in ...
26 days ago
  • BayOne Solutions
  • San Jose
Description: Job Title - Design Verification Engineer (GPU) Duration 6+ Months Location: San Jose, CA Description As a GPU Design Verification Engineer, your talents will ensure the quality at the heart of our GPU architecture. Creativity is a necessity ...
15 days ago