Where

Low Power Verification Engineer

Sivaltech
San Jose Full-day Temporary

Description:

Job Title: Power Estimation Low Power Verification Engineer Location: San Jose, CA Job Description: Were seeking an experienced 10+ Yrs Power Estimation Low Power Verification Engineer to work with our team in San Jose, CA. As a key member of our team, youll be responsible for:- Collaborating with architects and logic designers to define power specifications and UPF- Supporting UPF for design, DV, and implementation teams- Verifying and signing off low power intent using VCLP tool- Defining low
Jun 12, 2025;   from: dice.com

Similar jobs

  • Wise Equation Solutions Inc.
  • San Jose
Description: Role: GPU Verification Engineer Location: Austin TX/ San Jose, CA (Onsite) Full Time Hire or Contract W2 Job Description: Senior ASIC Verification Engineer to work on GPU Top Verification ASIC verification experience including development of ...
7 days ago
  • Wise Equation Solutions Inc.
  • San Jose
Description: Role: System IP Design Verification Engineer Location: Austin, TX, San Jose, CA (Onsite) Full time hire or W2 Contract Note from manager: 5 yrs experience with GLS verification. Minimum requirements: PhD/MS/BS in Electrical or Computer ...
23 hours ago
  • Millennium Software, Inc.
  • San Jose
Description: Millennium Software & Staffing is looking for Design Verification Engineer SOC at San Jose, CA Below are the details: Title : Design Verification Engineer SOC Location : San Jose, CA TOP SKILLS: SOCUVM, System VerilogIntegrate GPU, CPU, Arm ...
18 days ago
  • Mirafra Inc
  • San Jose
Description: Job Description: Strong Logic Design, RTL coding (Verilog HDL) and debugging skills Analyze and resolve Lint, CDC and RDC issues in the design Understanding of low power design and validation techniques including UPF Experience with ...
3 days ago