Where

Low Power Verification Engineer

Sivaltech
San Jose Full-day Temporary

Description:

Job Title: Power Estimation Low Power Verification Engineer Location: San Jose, CA Job Description: Were seeking an experienced 10+ Yrs Power Estimation Low Power Verification Engineer to work with our team in San Jose, CA. As a key member of our team, youll be responsible for:- Collaborating with architects and logic designers to define power specifications and UPF- Supporting UPF for design, DV, and implementation teams- Verifying and signing off low power intent using VCLP tool- Defining low
Jun 12, 2025;   from: dice.com

Similar jobs

Description: Job Title: Power Estimation & Low Power Verification Engineer Location: San Jose, CA ... 're seeking an experienced Power Estimation & Low Power Verification Engineer to work with our ... - Verifying and signing off low power intent using VCLP tool - ...
26 days ago
  • VIVA USA INC
  • San Jose
Description: Title: ASIC Verification Engineer - Hybrid Mandatory skills: UVM, UVM design verification, UVM verification, UVM environment, AISC, SOC, AISC verification, SOC verification, DV tools, DV methodologies, CPU, I/O, Cadence, Synopsys Verification ...
12 days ago
Description: Position: SDC Engineer Location: San Jose CA(5 Days a week ONSITE) Long Term Contract Must have/Primary skills: Fullchip timing, SDC changes back to block level, Block/Full chip SDC development, Static Timing Analysis, Primetime/Tempus What ...
24 days ago
  • R Cube Creative Consulting Inc
  • San Jose
... Description: Job Title: Power & Performance (PnP) Validation Engineer Location: San Jose, ... SoC designs focusing on power, performance, and system ... Verify CPU/GPU architectures, low-speed peripherals (I2C, SPI ... cases for RTL/firmware verification in ASIC/FPGA ...
28 days ago