Where

SystemC/TLM2 Modeling & Verification Engineer

LanceSoft Inc.
Santa Clara Full-day Temporary

Description:

We are seeking a highly experienced Modeling & Verification Engineer with strong expertise in SystemC/TLM. The ideal candidate will play a key role in Performance Modeling/Verification. Responsibilities: Develop, enhance, and maintain SystemC/TLM2 models for memory controllers, peripherals, and interconnects to accurately simulate hardware behavior and performance.Collaborate with cross-functional teams to integrate models into system-level design tools, ensuring functionality and performance al
Sep 5, 2025;   from: dice.com

Similar jobs

  • Yoh - A Day & Zimmerman Company
  • Santa Clara
Design Verification Engineer SoC (Associate Level) We are building high-performance silicon for AI and compute-intensive workloads. We re looking for an Associate Design Verification Engineer to support SoC-level debug, triage, and verification focus...
29 days ago
  • VensIT Corp
  • Santa Clara

Description:

Job Description: Design Verification Engineer Key Responsibilities: * Architect and Create verification environments using System-Verilog and Universal verification methodology-UVM IPs and SoCs with embedded CPUs and analog mixed- ...
22 days ago
  • GAC Solutions Inc.
  • Santa Clara

Description:

We're seeking an experienced ASIC Design Verification Engineer with 8 10 years in SystemVerilog/UVM and a strong track record of first-pass silicon success. You'll define and execute SoC-level verification plans, develop UVM-based ...
3 days ago
  • GAC Solutions Inc.
  • Santa Clara

Description:

Title: SOC Design Verification Engineer Location: Santa Clara, CA Duration: 6+ Months Job Description: Basic Qualifications: Bachelor's degree in electrical / communications engineering or computer science 3 to 5+ years of experience ...
23 days ago