Where

ASIC Verification Engineer

Source Infotech
Santa Clara Full-day Temporary

Description:

Job title : ASIC Verification Engineer Location : Santa Clara, California Local Candidates Strongly Preferred Duration : 6+ months Job Description: Responsibilities: Design and implement test plans to verify unit and subsystem functionality.Perform analog mixed-signal verification and PHY layer validation.Verify peripherals including PCIe, SATA, USB, and MIPI protocols.Conduct RTL design validation and debugging of adversarial testing scenarios.Utilize object-oriented programming (OOP) for test
Sep 8, 2025;   from: dice.com

Similar jobs

  • GAC Solutions Inc.
  • Santa Clara
... : We're seeking an experienced ASIC Design Verification Engineer with 8 10 years in ... define and execute SoC-level verification plans, develop UVM-based testbenches ... . Preferred skills include GPU/CPU verification, high-speed interface testing (PCIe ...
13 days ago
Description: We are seeking a highly experienced Modeling & Verification Engineer with strong expertise in SystemC/TLM. The ideal candidate will play a key role in Performance Modeling/Verification. Responsibilities: Develop, enhance, and maintain SystemC ...
10 days ago
  • Cynet Systems
  • Santa Clara
Description: Job Description: Pay Range: $64hr - $67hr Responsibilities: Develop and execute comprehensive verification plans for FPGA designs. Create and maintain test benches using industry-standard verification methodologies (e.g., UVM, SystemVerilog). ...
25 days ago
  • Cynet Systems
  • Santa Clara
Description: Job Description: Pay Range: $64hr - $67hr Responsibilities: Develop and execute comprehensive verification plans for FPGA designs. Create and maintain test benches using industry-standard verification methodologies (e.g., UVM, SystemVerilog). ...
3 days ago